Hardware/Software Co-design for Fast-trainable Speaker Identification System Based on SMO

TFIR > Department of Electronics Engineering and Computer Science > conference > Item 987654321/1911

Please use this identifier to cite or link to this item: http://163.15.40.127/ir/handle/987654321/1911

Title:	Hardware/Software Co-design for Fast-trainable Speaker Identification System Based on SMO
Authors:	Peng, Jr-Shiang Wang, Jhing-Fa Wang, Jia-Ching Lin, Po-Chuan Kuan, Ta-Wen 林博川 (東方設計學院電子與資訊系)
Contributors:	東方設計學院電子與資訊系
Keywords:	Speaker Identification Hardware/Software Codesign Sequential Minimal Optimization (SMO)
Date:	2011-10
Issue Date:	2015-07-14 14:23:00 (UTC+8)
Publisher:	Anchorage, Alaska, USA
Abstract:	Embedded speaker identification system is a popular research, but most of current systems can not provide fast training ability. Because of the low computational ability in the embedded environment, a large amount of waiting time usually makes the human-machine interface not friendly. This paper presents a hardware and software (HW/SW) co-design solution for fast-trainable speaker identification system. Fast training ability makes this embedded speaker identification system possess high flexibility and enhances the convenience to a wide range of real-world applications. The proposed system consists of a training phase and a multiclass identification phase. The sequential minimal optimization (SMO) training algorithm occupies the heaviest computational load and is realized as a dedicated VLSI module, i.e., the hardware component. The other processes such as speech preprocess, speech feature extraction, and SVM voting strategy are implemented by software. Moreover, a data-packed mechanism is presented to improve the bandwidth utilization. Compared with the embedded C code based on ARM processor, our system reduces 90% of the training time and achieves 89.9% identification rate with the NIST 2010 speaker recognition database. The proposed system was tested and found to be fully functional working on a Socle CDK prototype system with an AMBA based Xilinx FPGA and an ARM926EJ processor.
Relation:	IEEE International Conference on Systems, Man, and Cybernetics conference digest, pp.1621-1625 IEEE SMC 2011
Appears in Collections:	[Department of Electronics Engineering and Computer Science] conference

Files in This Item:

There are no files associated with this item.

View Licence

Loading...